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ABSTRACT 
This report discusses the design, development and 
the fabrication of a power hybrid. Foldback current 
limiting which is self reseting is used whereby with-
standing indefinitely a short circuit. Thermal design 
considerations and thermal analysis are described as well 
as stability analysis. The max1mum current capability of 
this design is four amperes and forty watts can be dis-
sipated in the power transistors over a wide range of 
temperatures. 
I. 
II. 
III. 
IV. 
v. 
VI. 
TABLE OF CONTENTS 
INTRODUCTION • • • • • • • • • • • • • • • • 
BACKGROUND • • • • • • • • • • • • • • • • • 
DESIGN REQUIREMENTS • • • • • • • • • • • • • 
Hybrid Specifications 
Circuit Description 
Hybrid Mechanization 
PERFORMANCE ANALYSIS 
• • • • • • • • • • • 
• • • • • • • • • • • • 
• • • • • • • • • • • 
• • • • • • • • • • • • 
1 
2 
6 
6 
8 
13 
17 
Output Offset Analysis • • • • • • • • • • • 18 
Amplifier Accuracy Analysis • • • • • • • • 20 
Output Current Capability • • • • • • • • • 23 
Cold Temperature Limit • • • • • • • • • • 25 
Hot Temperature Limit • • • • • • • • • • 27 
Maximum Output Current Required • • • • • • 30 
Power Dissipation • • • • • • • • • • • • • 33 
Expression for the Power Supply Voltage • 35 
Amplifier Power Dissipation Three Phase AC .36 
Amplifier Power Dissipation Power Supply 
is 28VDC • • • • • • • • • • • • • • • 39 
Fault Conditions • • • • • • • • • • • • • 40 
AC Stability Analysis • • • • • • • • • • • 42 
Thermal Analysis • • • • • • • • • • • • • 52 
RESULTS AND EVALUATION • • • • • • • • • • • 
Thermal Resistance Measurements 
Gain Accuracy • • • • • • • • 
Closed Loop Frequency Response 
CONCLUSIONS AND RECOMMENDATIONS 
• • • • • • 
• • • • • • • 
• • • • • • • 
67 
67 
74 
75 
77 
• • • • • • • • • • • • • • • • • • • • • • • • • • • • • 
APPENDIX 1 • • • • • • • • • • • • • • • • • • • • • 79 
APPENDIX 2 • • • • • • • • • • • • • • • • • • • • • 80 
APPENDIX 3 • • • • • • • • • • • • • • • • • • • • • 82 
iii 
APPENDIX 4 • • • • • • • • • • • • • • • • • • • • 84 
APPENDIX 5 • • • • • • • • • • • • • • • • • • • • • 87 
APPENDIX 6 • • • • • • • • • • • • • • • • • • • • • 90 
REFERENCES • • • • • • • • • • • • • • • • • • • • • 92 
iv 
LIST OF ILLUSTRATIONS 
1. Discrete version of the power amplifier • • • • 3 
2. Hybrid version of the power amplifier • • • • • 4 
3. Unlidded power amplifier hybrid • • • • • • • • 5 
4. Power ~nplifier schematic • • • • • • • • • • • 9 
5. Simplified flow chart of the hybrid manufacturing 
process • • • • • • • • • • • • • • • • • • • 15 
6. Equivalent representations of offset sources • • 18 
7. Gain accuracy model • • • • • • • • • • • • • • 20 
8. DC Output curr-ent model • • • • • • • • • • • o 24 
9. Synchro torque receiver model • • • • • • • • • 30 
10. Full-wave power supply waveform • • • • • • • • 34 
11. Current limiting waveform • • • • • • • • • • • 40 
12. Model used for the first stage analysis • • • • 42 
13. AC open-loop model ••••• , •••••••••• 43 
14. Model used for the second st~ge analysis • • • • 45 
15. Calculated open-loop response • • • • • • • • • 50 
16. Calculated closed-loop response • • • • • • • o 51 
17. Cross-sectional model for a square heat source •. 54 
18. Cross-sectional model for a rectangular heat 
source • • • • • • • • • • • • • • • • • • • • 54 
19. Flow chart showing the different methods for the 
fabrication of the hybrid by Manufacturer 1 • 60 
20. Thermal conduction model for Manufacturer 1 • • 61 
21. Flow chart showing the different methods for the 
fabrication of the hybrid by Manufacturer 2 • 64 
22. Tl1errnal conduction model for Manufacturer 2 • • 65 
23. Test set-up for measuring eJA (NPN) • • • • • • 68 
24. Test set-up for measuring eJA (PNP) • • • • • • 68 
25. 
26. 
Measured closed-loop response 
Current limit waveform ••• 
v 
• • • • • • • • • 
• • • • • • • • • 
76 
85 
LIST OF TABLES 
1. Operating electrical specifications • • • • • 7 
2. Frequency response - computer printout • • • . 49 
3. Thermal conductivity of materials • • • • • • • 57 
4. Eutectic solder properties ••••• , • • • • • 58 
5. Hybrid test measurements • • • • • • • • • • • 70 
6. Change in base-emitter voltage • • • • • • • • 71 
vi 
I. INTRODUCTION 
With hybrid microcircuit technology, both discrete 
and deposited thick-film elements are combined into a 
miniature ~ircuit. The component parts are interconnected 
and sealed in a hermetic package resulting in a reliable 
circuit capable of withstanding adverse environmental 
conditions. 
The small physical size of the hybrid contributes to 
system miniaturization. The hybrid also contributes to 
lower the total number of interconnections and reduces 
S}'Stem costs and provides better system maintenance. The 
cost advantages over conventional circuit board packaging 
techniques are due principally to the lower piece-part 
cost of the components in the chip versus packaged form. 
Further advantages of hybrid microcircuit miniaturi-
zation is in smaller and lighter ~q~~Ern~nt! lower system 
assembly and test cost, and ease of equipment maintenance. 
1 
I I • BACKGROUND 
The decision to hybridize the power amplifiers was 
primarily due to weighing the advantages and disadvantages 
of hybrid microcircuit packaging design and conventional 
component part packaging. It was important that the con-
siderations be based on total system cost rather than only 
the cost of the hybrid circuit versus the discrete com-
ponents. Some of the advantages of the hybrid are: 
smaller and lighter equipment, lower system assembly, test 
cost and maintenance. 
In previous systems the discrete version of the 
power amplifiers when assembled required two printed cir-
cuit card positions due to the large heat sinks required. 
(See figure 1.) The hybrid version of the power amplifiers 
requires only one card position and also allows the 
mounting of a fourth power amplifier as shown in. figure 2. 
Figure 3 is an unlidded hybrid showing the internal 
construction and layout of the components. The power dar-
lington transistors are mounted in each of the corners to 
ensure minimal heat transfer from one to another. 
2 
3 
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III. DESIGN REQUIREMENTS 
Hybrid Specifications 
The specifications and function of the power ampli-
fiers were detailed in an in-house document. The ampli-
fiers are to provide buffering between the synchro loads 
and the D/A converters. Synchro signals are 11.8 Vrms 
line-to-line and are referenced to phase C of the three 
phase power supply. The phase shift shall not exceed 
± 0.5°. The amplifiers shall not be damaged when oper-
ated with any load from open circuit, maximum load 
specified and a short circuit. Some waveform and accuracy 
degradation is acceptable while slewing through large 
angles. Full performance is required in the steady state 
condition. The operating electrical specifications for 
the hybrid are listed in Table l. 
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Circuit Description 
The hybrid microcircuit assembly consists of two 
independent power amplifier circuits. These amplifiers 
are used to drive a 3-wire, X-Y-Z synchro load. Each 
amplifier can provide 11.8 Vrms at 400 Hz into its rated 
load. 
Both circuits are inverting amplifiers with two 
possible gain configurations. The gain is selected by 
applying the input voltage to the appropriate pin as shown 
in figure 4. 
The output circuit of each amplifier is current 
limited (foldback current limiting is used) to provide 
protection against overloads. 
The inputs to the amplifiers are from digital to 
analog converters. The signal inputs are in a synchro 
format, (EIX = K sin(S-120°)sin wt and EIY- K sin(S-60°) 
sin wt, where K is the peak input voltage) so that both 
amplifiers will not be required to simultaneously dissipate 
maximum power. 
The accuracy of the amplifier is due primarily to the 
thin film resistor networks U3 and U4. To ensure high 
accuracies, resistors R3/Rl4 were specified to a maximum 
initial tolerance of 0.1% and a temperature coefficient of 
±25 ppm/°C. Resistors Rl/Rl2 and R2/Rl3 were specified 
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10 
with nominal values of 5.992K and 5.236K respectively: and, 
more importantly, the ratio values of 1.66877 + 0.05% and 
1.90998 ± 0.05% and temperature tracking of ± 5 pprn/°C 
were required. Also, the use of a thin film network will 
simplify changing the galn of the amplifier for future use. 
Resistors R4 and Rl5 are needed to help reduce the 
output offset voltages due to input bias currents. 
A high voltage operational amplifier (National LM143 
or Motorola MC1536) is used because of its output voltage 
swing of ± 22 V min and its output current capability of 
± 4.4 rnA. The current regulator diodes CRl, 2, 5 and 6 
are used as a constant current source supplying the bias 
current to the transistors minimizing cross-over distor-
tions in class B emitter-follower stage. Resistors Rl and 
Rl6 serve a dual role. The first is short circuit pro-
tection for the operational amplifier by limiting the 
power dissipation in the op-amp. The second is a part of 
the dominant pole (in conjunction with C2 and C4) in the 
base circuit to increase the stability of the circuit. 
(See the stability analysis section) The zener diodes 
(VRl-4) are part of the biasing network during normal 
operation. They also have a second function when the 
circuit is in current limiting as discussed later. 
The silicon power darlington transistors (Q 1, 2, 7 
and 8) were chosen for their collector current capability 
11 
(rc= 8.0 Adc) and high breakdown voltages (VcB= 80 Vdc, 
VCEO= 80 Vdc). They are complementary darlingtons and 
have built-in base emitter shunt resistors. The DC cur-
rent gain of these transistors at low temperatures enables 
the circuit to meet all output current requirements. 
Diodes CR3, 4, 7 and 8 suppress the voltage spikes 
due to the inductive load. 
Capacitors Cl and C3 increase the stability of the 
amplifier by decoupling the output of the amplifier from 
the output stage and provide a controlled gain bandwidth 
px·oduct in conjunction with the parallel combination of 
Rl or R2 and R3 and Rl2 or Rl3 and Rl4 respectively. 
Resistors RlO, 11, 21 and 22 are the output current 
sense resistors for the current foldback circuit. (Dis-
cussion will be held to only one of the circuits). Fold-
back is initiated when the voltage drop across resistor 
RlO (due to load current) exceeds the base-emitter voltage 
sufficiently to turn-on transistor Q4. As Q4 turns on some 
of the base current of transisto~ Ql is shunted through 
resistor R6 and the collector-emitter of Q4 to the output. 
The .,oltage developed across resistor R6 biases the base-
emitter junction of Q3 and it turns on. The remaining 
base current of Ql is shunted through Q3 and becomes 
the base drive current for Q4. Transistor Q4 will con-
tinue to conduct independently from the output current. 
12 
This technique is similar in principle to an SCR (silicon 
controlled rectifier) crowbar with the exception that 
power shutdown is not required to reset the circuit. 
Zener diode (VR2; V = 3.6V) ensures that the base emitter 
z 
breakdown voltage (VEB= 5.0 Vdc) is not exceeded when the 
current limiting circuit is conducting. (The opposite is 
true for VRl). The output voltage of the op-arnp can in 
theory be nearly that of its power supply (± 28Vdc~ for 
this circuit). On the alternate half of the cycle, 
transistors Q3 and Q4 will turn off and Q5 and Q6 will 
turn on if the overload still exists. Otherwise, the 
circuit will return to normal operation. 
13 
Hybrid Mechanization 
After the circuit was designed, breadboarded and 
tested, and the circuit met all the design requirements, 
the circuit specifications and the schematic were for-
warded to the hybrid manufacturers to begin the layout of 
the circuit. 
In the development of the power hybrid, the thermal 
resistance must be held to a minimum to ensure that the 
maximum junction temperature of the transistors is not 
exceeded. Proper selection of the materials used will 
minimize the thermal resistance. Reduction is accomplished 
by eutectically bonding the chip to the substrate (mate-
rial: gold/germanium) or by using a tin/lead solder 
preform. Conductive epoxies are not recommended for high 
power applications. The use of a heat sink, such as 
molybdenum ("molytab 11 ) is an alternate approach. The 
choice between beryllia and alumina (ceramic) for the 
substrate material is a major factor in the thermal de-
sign. Even though the thermal conductivity of beryllia is 
nearly seven times higher than alumina, beryllia requires 
a controlled closed environment if laser or sand abrasive 
trimming is necessary for resistors. Trimming processes 
on beryllia creates a dust which is lethal. The most 
important thermal junction occurs between the substrate 
14 
and the hybrid case. Eutectic bonding or solder preforms 
are strongly recomnended rather than the use of conductive 
or non-conductive epoxies. The hybrid case, kovar or 
steel, is also important in thermal resistance reduction. 
Once it has been decided what materials will be 
used, and the dimensions of the case are established, the 
circuit is partitioned and the layout begins. A simpli-
fied flow cl1a1. L is shown in figure 5. 
Layouts are made at twenty times scale on a clear 
sheet of mylar overlaying an accurate tenth-inch grid. 
The tenth-inch grid represents 5 mils on the actual cir-
cuit. The higl1 current conductors (amplifier output 
stage) are specified to a minimum width of 30 mils and 
ground conductors to be 15 mils. All other conductor 
widths are to be 10 mils minimum with 10 mil spacing. 
Wire bonding pad size is 10 x 10 mils for l mil wire and 
20 x 20 mils for 2 mil wire. The wire type is specified 
as gold with a 1 mil diameter except for the wire bonds 
on the power chips. Two 2 mil wires are used. After the 
layout is completed, 11 rubies 11 are then cut. A ruby is 
two laminations of mylar--the first is clear and the 
secolld is ruby red which is photographically opaque. The 
ruby is a precision artwork trace of the conductor pattern, 
crossovers and resistors. A separate ruby for each re-
sistor ink is needed. Tl1e artworks are prepared by the 
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16 
11 cut-and-peel 11 method. '!•he rubies are then photographi-
cally reduced down to a 1:1 scale and reproduce tl1eir 
irnage on 2-by-2 inch glass plates. The inks are then 
applied through the screen and then fired to 850°C. The 
process is repeated until all the layers are finished. 
The resistors on the substrate are trimmed using a 
laser or sand abrasive trimmer to the tolerances required. 
The components are then mounted on the substrate and are 
connected together via wire bonds. The.hybrid is then 
tested, heremetically sealed and retested. 
IV. PERFORMANCE .ANALYSIS 
This section discusses the detailed circuit analysis 
of the power amplifiers. Errors due to amplifier lrnper-
fections and components are analyzed ensuring the accuracy 
requirements. 
The output current is calculated for the power ampli-
fier since it must be capable of supplying the required 
load current over the specified temperature range. 
To reduce the power dissipation in the transistors, 
a three-phase AC power supply is used whereby reducing the 
total package dissipation when compared to a DC supply. 
Also, the power dissipation is calculated for short cir-
cuits using current foldback and compared to standard cur-
rent limiting techniques. With the inductive load, 
frequency stability is required to prevent the amplifier 
from oscillating. 
To verify that the maximum transistor junction 
temperature is not exceeded, a thermal analysis calculating 
the thermal resistance of the junction is performed. 
17 
18 
Output Offset Voltage 
Operational amplifiers may produce a constant output 
voltage even when both inputs are grounded. This output 
voltage is primarily caused by the imperfections in the 
input circuitry of the operational amplifier. To determine 
these effects, equivalent current and voltage sources are 
introduced at the input of the amplifier. The remaining 
portion of the amplifier will be treated as ideal.1 ' 2 
(i.e. A= oe). 
The circuit of figure 6 is used to determine the 
effect of the offset sources under closed loop conditions. 
r -- - - - - l 
I 
Rl R2 I Il I A v 
' 
oso 
Let 
RI - Rl or R2 
R4 12 I 
-- - - - -
J 
Fig. 6. Equivalent representations of offset sources 
19 
Considering one source at a time, the output can be 
written by inspection as: 
(1) 
which can be rearranged as: 
V
050
- (I 1-I 2 )R3 + I 2 (R2-R4 (l+R3/R1 )) + V(l+R3/R1 ) (2) 
This shows that the effective input voltage offset due to 
the off: ···t current, 1
08 
= r 1-r2 , is dependent only upon 
R3 • The effective input offset due to the offset voltage, 
V, is dependent upon 1 + R3/RI which is . the closed-loop 
gain. The input offset due to the bias current, r 2 , is 
dependent upon the resistance unbalance between the oper-
ational amplifier inputs. 
From the specifications 3 for an LMl43 or an MC1536 
operational amplifier~ 
jvj = 7.0 mv 
I I21 = 35 nA 
I Ios I = 7. 0 nA 
and substituting into equation 2 yields an output offset 
voltage due to the input V = 18.8 mv. 
oso 
20 
Amplifier Accuracy Analysis 
From the stability analysis response curves it is 
seen that the poles and zero's due to the output stage and 
load do not affect the loop-gain (A~) for frequencies 
around 400 Hz. Therefore, they can be neglected without 
error when calculating the ga1n accuracy at 400 Hz. The 
resulting model is shown in figure 7: 
E. 
l. 
And the 
R. 
~ 
Fig. 7. 
transfer 
E { s) 
==[Ri (1::~3cl) J 0 E. ( s) 
1. 
where 
A1 (s) -
1 + 
Gain accuracy model 
E 
0 
function can be written: 
[ 1 + 
l 
J 1 A1 (s){3(s) 
A and {3 ( s) - R. 
0 l. 
sAo/wTA R. + ~ 
1 
(3) 
R3 
+ sR3c1 
where A
0 
and wTA are the DC open loop gain and the unity 
gain bandwidth of the operational amplifier. 
The overall closed loop response can be rewritten 
as: 
E ( s) 
0 
E. ( s) 
l. 
21 
The worst-case feedback configuration is for the closed 
loop gain equal to -1.91, where Ri= R2= 5.23566KQ since 
this requires the most open-loop gain. Upon substitution 
of the typical component values into equation 4: 
R3=10KQ: Ri=5.23566KQ: c1 =47pF: A0 =5(10)
4
: wTA=2w400Hz 
E0 (s) = -1.90991 (S) 
E.{s) 1 + 1.6278(10)-6 s + 1.867{10)-13s 2 
.1 
-1.90991 (6) 
[ 1 + s J 2?T(l.28MHz) 
From equation 6 it is seen that the higher frequency closed 
loop pole will have negligible effect on the accuracy at 
400Hz. Therefore, equation 6 will reduce to: 
E ( s) 
0 
E. { s) 
~ 
-1.90991 
[ 1 + s J 2 ·rr{ 105. 8KHz) 
(7) 
Letting s=jw, the magnitude of the gain can be written as: 
E0 (jw) = 
E.(jw) 
l. 
-1.90991 (8) 
.... /1 +( 2trf J 2 1 2rr( 105. 8KHz) 
22 
The worst case gain at 400Hz, due to the amplifier is 
Eo{400Hz) = 1.90989 
E.(400Hz) 
1 
which is an error equal to 0.0047%, and the maximum gain 
error due to the resistors is ±0.05%, which yields the 
maximum overall error of ±0.055%. 
23 
Output Current Capability 
The output current of the amplifier will be calcu-
lated at the two temperature extremes to guarantee the 
requirements of the load. The DC model of the amplifier 
shown in figure 8 will be used in the analysis. 
Thf~re are two limiting modes on the output current 
capability for the circuit: 
1) Beta (E) of the buffer transistors Ql/Q2 times 
their potential base drive current, which is 
the lesser of the current diodes cur1.:ent, ICR, 
or the operational amplifiers output drive, r 0A. 
IB = ICR' if ICR < IOA (9) 
or IB = IOA' if lOA < ICR (10) 
2) Turn-on of the cur:r·ent limit circuit is composed 
of (Q3, Q4, R6, R7, RlO) and (QS, Q6, R8, R9, 
Rll} and this limit occurs sooner at hot te~­
peratures than cold. 
It was determined that the maximum peak current 
during slewing is: 
II.. (MAX) = 0.813 Arms or 1.15 Apk 
(See Maximum Output Current Required). 
+28V 
CRl 
1N5312 
CR2 
1N5312 
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rQl ____ -., 
I I .-------------~ I 
VRl 
1N4621 
VR2 
1N4621 
L
l 2N6299 
._._ __ _ 
t 
RlO 
0.25 
Rll 
0.25 
--, 
I 
I 
I 
I 
_j 
Fig. 8. DC Output current model 
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Cold Temperature Limit 
The maximum output current, IOPK' can be expressed 
as: 
(11) 
Condition: The base drive is the lesser of ICR or 
1oA: 
From the minimum specifications of the operational 
amplifier: 
1oA ~ VO min > 
RL nu .. n 
22V 
SKQ 
= 4.4 rnA {12) 
For the current diode, 4 ICRl ~ 3.51 rnA minimum at 
±25°C. To calculate the current at -65°C, the change due 
to temperature is 
(13) 
ICRl ~ ICRl Min. at +25 °C ( ( 1 + ( i1Ip/100%)) { i1T) ( 14) 
ICRl~ S.lmA at -65°C 
At room temperature ICRl= 3.5lmA which is less than the 
output current of the operational amplifier since 
r 0A = 4.4mA, the output current is: 
IOpk ~ PICRl = 750(3.5lmA) = 2.63 Amperes at +25°C {15) 
At -65°C, ICRl > IOA' therefore, the limiting parameter 
of tl1e output current is: 
(16) 
To compute the minimum beta at -65°C from the transistor 
specifications5 it can be shown tl1at fJ = 328 at -65oc 
26 
(see Appendix 1). The resulting output current using 
equation 16 is: 
IOpk = {328){4.4mA) - 1.44 Amperes at -65°C (17) 
Therefore, the circuit is capable of supplying a minimum 
output current of 1.44 Amperes at -65°C. 
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Hot Temperature Limit 
Current limiting occurs when the voltage drop on 
Rl0(R11) causes sufficient collector current in Q4(Q6) to 
turn-on Q3(QS) via R6(R7). 
To determine the base-errtitter voltage required to 
turn-on the transistor at +125°C the Ebers-Moll relation-
ship for forward-biased junctions will be used. 6 
(18) 
where k - Boltzman's constant - 1.38 X 10-23 joules/°K 
T = absolute temperature 
q - electron charge - 1.6 X 10-l9 coulombs 
Ic - forward current 
Is - saturation current 
The saturation current, I 5 , is also a function of 
d . . 1 7 temperature an 1s approx1mate y 
3 I = BT exp (-qV /kT) S go 
where V - bandgap voltage at 0°K = 1.11 V go 
(19) 
B - temperature - independent constant related 
to doping levels and junction geometry. 
Combining the above equations it can be shown how 
the base-emitter voltage at any specified collector 
current and temperature (Ico and T0 respectively)
8 
can be 
calculated. 
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Differentiating equation 20 witlt respect to tempera-
ture for a constant collector current will show the tern-
perature variation per °C. 
Ic=constant 
- VBEO-Vgo - 3k(l+ln !.._) 
To q To 
(21) 
Evaluating equation 21 at 298.l5°K (+25°C) and with 
a typical VBEO= .64 volts yields a temperature coefficient 
approximately equal to -1.84mV/°C. Therefore, at +125°C 
the base-emitter voltage required at turn-on is 456 mV, 
and a collector current 
1c4 == VBE 
R6 
- 456rnV 
lKQ 
- 0.456 rnA (22) 
is where Q3(Q5) starts to conduct. The required voltage 
drop on RlO is calculated using equation 22 
VBE = 0.426 volts at +125°C 
and the minimum current limit is then 
ro L .. t > 426mV = 1.42 Amperes at +l25°C (23) ~m~ 0.3Q 
which is 19% greater than the absolute worst case output 
current required. 
The cold and hot temperature output current limits 
detQrmined a1. e absolute minimums at tl1ose temperatures~ 
and typically the gain of the transistors, P, and the 
operational arnplifier output current will be greater. 
The maximwn current limit will be calculated to ensure 
29 
lhat the 1naximum cui:rent capability of the output tran-
sistors is not exceeded at room temperature for output 
short circuits. 
IO Limit Max. < VBE Max. -
RlO Min. 
750mV -
0.2Q 
3.75 A (24) 
which is less than the rated continuous current of 8 
amperes. 
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Maximum Output Current Required 
The load on the hybrid is a synch~~o torque receiver 
and can be modeled as shown in figure 9: 
Fig. 9. Synchro torque receiver model 
Writing the loop equations for ILX and ILY yields: 
Ex = ILX(2Z) + ILY(Z) 
Ey = ILX(Z) + ILY(2Z) 
where 
Ex = Eox sin ( 9 -12 0 ° ) 
Ey - EOY sin( 6-60°) 
z = (2/3)Z
50 
(25) 
(26) 
(27) 
(28) 
Z is the stator impedance with the rotor open 
so 
at electJ ical zero 
9 - transmitted data angle, degre0s 
Solving for ILX and ILY and substiting equations 27 and 
28 into equations 25 and 26 
ILX = rJ3 E0x( ~ sin9+cos8) 
4 z 
so 
{29) 
and 
31 
ILY = -~ E0y[~3 sinO-cosol 
4 z 
so 
(30) 
Differentiating the line current equations with 
respect to 8 and solving for the maximum current yields: 
1LX Max -
,[3 Eox at 8 = 60 o (31) 
2 z 
so 
I - ~EOY LY Max at 8 = -60° ( 32) 
2 z 
so 
Therefore, the maximum magnitude of any.line current is 
( 33) 
The synchro load for the amplifiers are two torque 
receivers connected in parallel. The equivalent load 
impedance is equal to the parallel combination where 
= 3.12 + jl7 and Z = 10 + j45. 
so 2 
Therefore, Z = 12.57Q /79° 
so 
and the worst case maximum required output current is 
1L Max = ~ (11.8 Vrms) = 0.813 Arms 2 (12.57Q) 
( 34) 
It should be noted that the maximum line current of 
0.813 Ar1ns occurs when the output voltage is 10.2 Vrms. 
Also, since the torque receiver (TR) is similar to a trans-
former with voltages applied to botl1 the primary and 
secondary ratioed to match the "transformation ratio", the 
line currents will be much less when the rotor position 
32 
comes to null. Only during the slewing time will the load 
current be maximum. 
Laboratory data indicates that the maximum steady-
state line current when the rotor position is ir1 null will 
be 0.37 Arms for voltage ratio and transformation-ratio 
errors up to 10%. When the rotor angle is 30°, 
E0X Max - 11.8 Vrms (the maximum output voltage) and the 
slewing current will be 
ILX = 0. 704 Arrns, Max 
The continuous "null current" will be 
l (calculated-null) = I ~measured-null) 
= 0.37 Arms X 0.704 Arms 
0.813 Arms 
I (null) = 0.32 Arms 
X 
Therefore, when the amplifier is required to deliver 
rated output voltage of 11.8 Vrms, the maximum load current 
is 0.704 Arms during slewing and 0.32 Arms continuous. 
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Power Dissipation 
The power dissipation 1n the amplifiers is calculated 
for each power supply. It will be shown that the use of 
the AC power supply is more efficient than the conven-
tional DC supply and a greater power reduction can be 
realized. 
The equivalent or average DC voltage of the AC supply 
is 16.67 volts (see Appendix 2). The supply voltage wave-
form (see figure 10) is generated from the three-phase AC 
power. All three phases are diode OR-ed with phase A and 
B used as the "filler" voltages. The filler voltages are 
needed to rnainta.in a minimum supply voltage across the 
output transistors. 
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Phase supplying current 
Volts C/J C (/) B (/)A qJ C Amps 
23 
16.7 , __ _ 
12.5 
.45 
/ 
0 / 2nft 
( 11'+a) ( 11'+cP)'\3 ; 
. 
a /~ !!_ 
• 2 
/ 
Fig. 10. Full-wave power supply waveform 
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Expression for the Power Supply Voltage 
From figure 10 the input vqltage can be expressed 
as: 
( n--a) rr 
+ E82pk sin(wt-rr/3) 
( 7T- a) 
( rr- a) ( rr + ~) 
+ E82pk sin(wt -2rr/3) + ESlpk sin(wt-1r) (37) 
rr (n+a) 
for a~ t/J ~ ·( 1r- a) 
The value of a can be determined by solving the inter-
section of the ~c and ~A components of the power supply 
voltage. 
Letting a =wt 
ESlpk sin a = E52pk sin(a+ rr/3) 
- E52pk cosasinn/3 + E52pk sinacosrr/3 
a= tan-1[ ~ES2pk J (38) 
2 ESlpk - ES2pk 
Substituting typical values into equation 38 where 
ESlpk = 23 Volts and E52pk = 12.5 Volts 
a = 3 2 • 9 o ~ 0. 57 4 r ad 
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Amplifier Power Dissipation - Three Phase AC 
The average power dissipation in the output stage 
of the amplifier, PA, is defined as: 
or 
where E5 - power supply voltage 
E0 - output voltage of the amplifier 
r 0 - output current (or line current) 
The integral can be broken into parts 
jf(rr-a) 
PA - 1 ) E51 sin(wt)I0 sin(wt-~)d{wt) 
1T \ f/J 
+ f" E82 sin(wt-7r/3)I0 sin(wt-1/>)d(wt) 
( rr- a) 
1(7T+a) + E52 sin(wt-2rr/3)I0 sin(wt-~)d(wt) 1T 
f (7T+~) + E81 sin(wt-7T)I0 sin(wt-~)d(wt) 
{rr+a) 
(7r+l/>) l 
- Jl/> E0 sin(wt)r0 sin(wt-1/>)d(wt) j 
(39) 
(40) 
(41) 
where the constants E51 , ES 2 , EO and r 0 are peak values. 
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Equation 41 will be solved using the integral equation 
(see Appendix 3 for the derivatiqn). 
~sin(A-B)sin(A-C)dA - 1/4 sin(B+C-2A) + A/2 cos(B-C) 
{42) 
Integrating equation 41 using equation 42 
(7T+~) 
+ [sin(7T+~-2wt) + 2wtcos(1T-~)] l 
( 1T+ a) 
+ [sin(2n+¢-2wt) + 2wtcos(21T-~) 
3 3 
(7T+~) 
![sin{ql-2wt) + 2wtcos2ql]r/J l (43) 
Making the necessary substitutions 
PA = E81 r 0 [(l+cos2a)sinql + (1T-2ql)cosq~ J 
2 1T . 
+ E82 r 0 fsin(60°+ql) - sin(l20°tql) + sin(l20°+ql-2a) 
47T t 
- sin(60°+ql+2a} + 2a[cos(60°-ql}+cos(l20°-ql)J} 
- E0 I 0 cos~ (44) 
27f 
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Inserting the typical values into equation 44 
where, 
E81 = 23 V~ E82 = 12.5 V~ a= 32.9°, 0.574 rad; 
E0 - J2 11.8 V~ ~=79°, 1.379 rad. 
PA - 5.95 r0 - 0.191 E0 r0 rms rms rms (45) 
For the calculated load current, 1 0 = 0.32 Arms rms 
the power dissipated in the amplifier is 1.18 Watts. 
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Amplifier Power Dissipation Power Supply is 28VDC 
It will be shown that the use of a DC power supply 
greatly increases the power dissipation in the amplifier. 
For this reason the AC supply was developed thereby ln-
creasing the overall efficiency of the amplifier. 
(46) 
where Es - power supply voltage, DC 
Eo = output voltage of the amplifier 
ro = output current (or line current) 
PA 
- !1(¢+n) 
sin(wt-~) d( wt·) - 1 E5 r 0 
1f C/J 
(~+7r) 
-f. E 0 sin(wt)Iasin(wt-¢)d(wt) l (47) 
= ESIO 1- [cos ( wt- ¢) J: + n}- EOIO COS(/) 
7f 2 
(48) 
PA - 2E5 I 0 E0 I 0 cos f/J (49) 
1f 2 
Inserting typical values into equation 49 where, E5 - 28 V 
C/J = 7 9 o , 1 • 3 7 9 r ad. 
PA = 17.825 I 0 - 2.25 IOrms (50) 
Using the calculated load current, IOrms = 0.32 Arms, 
the power dissipated in the amplifier is 7.35 Watts. 
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Fault Conditions 
If a short circuit defined as a one ohm load exists 
at the output of tl1e amplifier, the foldback current lirni t 
circuit will turn-on. A typical output voltage waveform 
is shown in figure 11. 
10 
5 
0 
-5 
-10 
E 
0 
Typical one cycle 
Freq. = 400±2Hz 
~ j.-to l.y 
1.25 
Fig. 11. Current limiting waveform 
~ 
' I 
' 
I t 2.5 (ms) 
The average power dissipation in the amplifier, 
PACL' is defined as: 
(51) 
F'or the nominal current limit the turn-on point of 
the foldback circuit, ICL = 2.6 Amperes, the power in the 
amplifier is then, 
41 
(52) 
Upon substituting the typical values into equation 52 
where E8 = 12.5V~ E0 = ll.BJ2v and t 0 = 0.062 ms. the 
average power dissipation in the amplifier is 0.084 Watts. 
If a conventional current limiting circuit were used 
the power dissipation in the amplifier if the same current 
limiting point was held would be 43.36 Watts (see Appen-
dix 4). This power dissipation is exceedingly high and 
the current limit threshold would be lowered (e.g., one 
an~ere). This would then lower the amplifier power 
dissipation to approximately 17 Watts. 
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AC Stability Analysis 
The AC open-loop model shown in figure 13 indicates 
that. tl1e ana] ysis c(ln be don·~ in two stages, the inte-
grator first stag~ (figure 12) and the output buffer 
stAr;~ ( f igut:e 14) • 
E. ( s) 
~ 
The ga1.n E /E. 
0 ~ 
is the "loop-gain" 
E ( s) 
0 
( A{3) and its 
nature at OdB detetrnines the clos€'d-loop stability. 
E! 
1. 
RIN 
E ( s) 
a 
cl 
~_.--E (s) 
X 
Fig. 12. Model used for the 
first stage analysis 
Where 
and El. = Ei RIN 
RIN + R3 
E (s) = A1 (s)E (s) x a 
and letting Z = l/C1 s 
and writing the current expressions 
E. - E - E E 
1 a a x 
RIN Z 
(53) 
(54) 
(55) 
(56) 
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Solving for E 
a 
44 
Ea - (EiZ + ExRIN)/(Z + RIN) 
and substituting equation 54 into equation 57 
Ea = (ElZ)/(Z + RIN - ARIN) 
Let K0 = Z/RIN - 1/sClRIN 
and substitute equation 59 into equation 58 and 
rearranging terms yields 
(57) 
(58) 
(59) 
:r = -Ko[l+K:-Al] (60) 
Using equation 54 where Ea(s) - Ex(s)/A1 (s), equation 60 
can be written as: 
F. ( s) 
X = 
E! ( s} 
l. 
(61) 
For the amplifier a one-pole rolloff model will be used. 
- -A w /(s+w ) 
o a a 
where A = DC open-loop gain 
0 
w - 3dB frequency 
a 
(62) 
Upon substituting equation 62 into equation 61 can be 
written as: 
E ( s) 
X 
E! ( s) 
1. 
= 
(63) 
With the substitution of equation 59, for K , and equation 
0 
53, for E! into equation 63 and rearranging terms the 
l. 
first stage transfer function is: 
E ( s) 
X 
E. ( s) 
1 
1 (64} 
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Inserting the component values into equation 64 where 
A 
-
105 ~ R. - 5.235Kn~ R3 - lOKQ~ RIN = 3.436KQ~ 0 l.. 
cl - 47pF and w - 20 1f radians. a 
Ex(s) _ -3.436(10) 4 
Ei(s) 1 + 3.206(10)-2 + 2.57(10)-9s 2 
In factored form equation 65 becomes 
E ( s) 
X - -3.436(10)
4 
E. ( s) 
l. 
Second stage 
The second stage can be remodeled as shown in 
figure 14. 
E 
X E 0 
(65) 
(66) 
Fig. 14. Model used for the second stage analysis 
Where CT = c 2 + cobl + c 0 b 2 ' and IB(s) is the complex 
base current of the darlington transistor, and IE(s) is 
the output emitter current. The transistor transfer 
function can be accurately modeled as having two poles 
at the same frequency resulting in an overall unity-gain 
bandwidth of 4MHz from a DC gain of 2000. 
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Solving for the current gain 
I ( ) hfeo E 8 = (hfE(s) + 1) - + 1 IB{s) -(-------~,---1-----2 1 + S"-Jhfeo WTQ) 
since hf >> 1 
eo 
(67) 
(68) 
Upon substitution of the values for hfeo and wTQ where 
hfeo = 2000 and wTQ - 211"(4xl06 ) radians. 
IE(s) _ 3[l -95 IB(s) ~--~~--~~~~~~s~--~~~~~--~ 
21f(89.4KHz) 
In factored form equation 69 becomes 
The effective capacitance CT is the sum of c2 and C0 b of 
transistors Ql and Q2: where the average VCB is 15 Volts. 
Cobl = 80pF~ C
0
b 2 = 140pF and therefore, CT = 610pF. 
Two cases exist for the output load: 
Case 1 - No capacitive load 
Case 2 - CL = 0.003~F 
Note that at high frequencies the synchro load is 
essentially an open circuit since the inductance becomes 
a high impedance. 
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Case 1 - No capacitive load 
Z =oo and R = 270Q B 5 
E ( s) 1 
0 -
E ( s) 
X 
Case 2 - CL - 0.003~F 
Then 
1 (71) 
ZB = IE(s)(R10 + -=-) = IE(s) (1 + sRlOCL) (72) 
IB(s) sCL IB(s) sCL 
Substituting for IE(s)/IB(s) into equation 72 
ZB == hfeo [1+2s/wTQJ"hfeo +s 2 /wi.o] [1 + sR10cLJ 
scL[l + s-fhfeo/wTQJ2 
zc I J ZB - zc ZB 
T T 
ZC +ZB 
T 
- hfeo [1+;2s/wTQJ"hfeo +s2 /w~QJ [1 + sR10cLJ 
scL[1 + sl"hfeo/wTQ] 
1 
X 
sCThfeo [1+2s/wTQJ"hfeo +s 2 /wi.o] [1 + sR10cLJ 
(73) 
(74) 
The ga1n expression can now be written for the second 
stage: 
E ( s) 
0 
E ( s) 
X 
(75) 
E ( s) 
0 
E ( s) 
X 
Substituting into 
sRSCT 
equation 
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1 
[ J"h:eo 
+ s J 
WTQ 
76 the component values 
CL = O.OOJ~F: CT = 610pF~ RS = 270n: RlO = 0.25Q: 
hfeo = 2000 and wTQ = 2~(4x!06 ) radians. 
(76) 
where 
E ( s) 
0 
E (sf 
X 
- [1+2.25(10)-9 s] [1+1. 779(10)-9s+l.583(10)-15s 2 l 
5.867(10)-31 s4+1.547(10)-21 ~ 3+3.69(10)-15 s 2+ 
1.69(10)-7s+l 
and rewritting equation 65 
E ( s) 
X 
E. ( s) 
l. 
-3.436(10) 4 
The overall open-loop response: loop-gain 
E ( s) 
0 
E. ( s) OL 
~ 
and the closed-loop response is 
E { s) 
0 
E I ( s) CL 
1. 
-1.91 
1 + E (s) 
E: ( s) I OL 
(77) 
(78) 
(79) 
(80) 
A computer program was written to calculate the loop-gain 
and phase shift: closed-loop gain and phase shift. The . 
computer print-out is shown in Table 2, and the data is 
plotted for both the open and closed-loop gains in 
figures 15 and 16 respectively. 
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TABLE 2 
FREQUENCY RESPONSE - COMPUTER PRINTOUT 
2 DIM C<4> 
4 C<1>=1r C(2>=2rC(3)=4rC(4)=7 
10 COMPLEX A,a,c,s,D 
11 PRINT• ******LUOP-GAIN ******•,• ****CLOSED-LOOP GAIN ****a 
12 PRINT 
15 PRINT• GAIN <DB>•,• PHASE <DEG)•,• GAIN <DB)a,•PHASE <DEG)•, 
•FR£0• 
16 PRINT 
17 E=100 
18 FOR I=1T04 
20 F=E*C<I> 
30 S=CMPLX(0,2*PI*F> 
35 A0=3.43£4 
40 A=A0/<2.5687E-9*S~2t3.2056E-2*S+1> 
50 B=<lt2.25E-9*S>*<1.5831E-15*S~2t1.7794E-9*S+1>1<5.8667E-31* 
S~4+1.547E-21*S~3t3.6921E-15*S~2t1.6913E-7*S+1> 
60 C==A*B 
61 D=-1.91/(1/Ctl> 
70 PRINT 20*LDG10CABSCC>>r180/PI*PHASE<C>r20*LOG10CABSCD)>, 
180/PI*PHASE<D>rF 
80 NEXT I 
90 IF E~1E7 THEN END ELSE E=lO*E 
100 GO TO 18 
>RUN 
******LOOP-GAIN ****** ****CLOSED-LOOP GAIN **** 
GAIN <DB> 
64.613428 
~8.600844 
52.58225 
47.721938 
44.624008 
38.603472 
32.5828~9 
27.721898 
24.623591 
18.601409 
12.574484 
7.6964055 
4.5718175 
·-1. 5998363 
·-8 .147054 
-13.981289 
" 17.679866 
·-2'7.256167 
-·87. 597081 
·- 7 9 • 1 0 52 3 2 
-·86. 530076 
·-·103.24679 
·-120.21228 
·-133.0583 
·-140. 65542 
·-·154. 5867 3 
·-168.92375 
·-·181. 70685 
PHASE <DEG> 
-87.166475 
-88.595605 
--89.324178 
-89.655421 
-09.803817 
-90.034333 
. 90.282015 
-90.577334 
·90.854351 
·-91. 751142 
-93.521774 
-96.162633 
-98.78?299 
-10/.3560? 
-123.09995 
-141.77682 
-15~L 67842 
-66.429425 
32.702646 
111.13951 
108.74098 
109.2533? 
117.15579 
127.00671 
132.56136 
135.64696 
126.63371 
115.33021 
GAIN <DB> 
5.6204134 
5.6204113 
5.6204027 
5.6203792 
5.620343 
5.6201295 
5.6192757 
5.6169203 
5.6133022 
!::;.5920121 
5.5075306 
5.280602 
4.9443874 
3.2449632 
·- 1 .1339492 
-6.9688409 
-10.996308 
-·21. 791472 
·-81. 976710 
-73.484218 
--80. 909277 
--97.626102 
-114.59161 
··-127. 43763 
.. -135.03475 
-148.96607 
-163.30309 
-176.08619 
PHASE <DEGJ 
179.96636 
179.93271 
179.86542 
179.76449 
179.66356 
179.32713 
178.65431 
177.64527 
176.63662 
173.2?932 
166.60684 
156.78714 
147.31013 
119.20163 
79.538669 
46.573132 
30.074668 
115.80822 
-·147. 29864 
-·68. 866416 
·-71. 2615?5 
-·70. 746999 
-62.844259 
-·52. 993301 
--4 7. 438649 
-44.353039 
--53.366286 
-·64. 669794 
FREQ 
100 
200 
400 
700 
1000 
2000 
4000 
7000 
10000 
20000 
40000 
70000 
100000 
200000 
400000 
700000 
1000000 
2000000 
4000000 
7000000 
10000000 
20000000 
40000000 
70000000 
lE+OB 
2E+08 
4E+08 
/'E+OB 
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Thermal Analysis 
Several factors are to be considered prior to the 
thermal calculations. Heat transferred by radiation and 
convection is not calculated but is considered as a safety 
margin. It should be noted that convection and radiation 
can be difficult to control but that their effects in the 
model are negligible. The effect of heat transfer has the 
same form as three resistances in parallel. The lowest 
resistance is that caused by conduction-and the other 
resistances, being high in value, are caused by convection 
and radiation. 
From the Second Law of Thermodynamics it is known 
that l1eat flows from a higher to a lower temperature. If 
a heat source {transistor die) is attached to one surface 
of the substrate and if the opposite surface of the sub-
strate is at a lower ambient temperature, heat will flow 
to the lower temperature side. The heat continues to flow 
as long as there is a temperature gradient. 
The maximum heat transfer for a given condition 
occurs when the surface areas and ther1nal conductivities 
are maximized and the thickness is minimized. Thermal 
conduction models will be developed as an aid in the 
analysis. 
The equations that describe thermal spreading are 
qui·t:e complicated. The assumption that the heat flow 
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diverges to approximately 45 degrees has been shown to be 
conservatively valid for most design calculations. This 
makes the model look like a truncated pyramid. A good 
approximation of cross-sectional area (see figure 17) 
comes about through integrating equation 81 
!X e- 1 dx - K Area 0 (81) 
where 
e = therntal impedance 1 °C/watt 
K - thermal conductivity, watts/°C-inch 
Area = F(X) = surface area, square-inch 
X = thickness, inch 
Substituting Area = (a+2y) 2 into equation 81 and 
solving 
e= x 
Ka(a+2x) 
equatin 83 is valid only for a square heat source. 
(82) 
(83) 
If the heat source were rectangular (see figure 18) 
the area would be Area= (a+2y)(b+2y). 
Substituting the above area into equation 81 the 
thermal impedance is 
e = 2K(~-b) [ln(~)(;~:~)J (84) 
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Fig. 17. Cross-sectional model for a square heat source 
X 
T 
Fig. 18. Cross-sectional model for a 
rectangular heat source 
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A further assumption is made that the cross-
sectional area through which the heat flows remains 
nearly constant for bonds using eutectic alloys or con-
ductive adhesives. Therefore, equation 81 will reduce to 
e = x (as> 
KA 
Two manufacturers built the hybrid and each had a 
slightly different approach. One manufacturer bonded the 
power transistor die on a molybdenum heat sink (usually 
called a "molytab") and then bonded the molytab to the 
substrate (see figure 20). The second manufacturer 
bonded the power transistor die directly to the substrate, 
but this created some difficulties. 
The first difficulty occurred in the case of tran-
sister failure. The number of times the die can be re-
placed is limited. When the transistor die is lifted, 
some of tl1e gold is removed from the pad. 
Secondly, t.he die does not have a gold backing, but 
rather a chrome-silver backing. This means that eutectic 
bonding of the die, preferred metl1od, could not be used 
unless special techniques were utilized. That is, the 
bonding pad must have a second layer of gold. The reason 
being is that during the eutectic bonding process the gold 
is absorbed into the die and electrical continuity may be 
broken. However, the second layer which is not absorbed 
insures electrical continuity. 
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Die with chrome-silver backing are bonded to the sub-
strate using a solder preform. The prefortn consists of 
lead (92.5%), indium (2.5%) and silver (5.0%). 
The thermal impedances for each junction are calcu-
lated for the sake of comparison. It will become evident 
that the eutectic bonding approach is the preferred method. 
Also, it will be shown that the major thermal junction is 
that of the substrate to the case. 
In the final selection of the bonding materials, a 
second consideration is necessary other than thermal prop-
erties. The materials must have approximately the same 
temperature coefficient of expansion. This is necessary 
or else fractures will occur in the bond. Tables 3 and 4 
show both the thermal conductivities and linear expansion 
coefficients for materials generally used in hybrids. 
As evidenced in Table 3 the thermal expansion co-
efficient of such materials as beryllia and kovar are so 
widely different that these materials are not used together 
so as to prevent substrate fr2cturing. 
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Thermal calculations - Manufacturer 1 
The manufacturing techniques available by this 
manufacturer are discussed below. Dimensions for the 
1naterial thickness were supplied by the manufacturer. The 
flow chart showing all the different material and bonding 
techniques is shown in figure 19. The thermal conduction 
model shown in figure 20 was developed as an aid in the 
calculation ~f the thermal resistance with the assumption 
that the heat flow diverges to approximately 45 degrees. 
a) Die - The power darlington die are 2N6301 and 
2N6299. Both are a square die whose 
dimensions are: .• llS"L x .ll5 11 W x .Ol2 11 T 
b) Die bond -
c) Molytab -
Eutectic bonding is used to bond the die 
to the "rnolytab" which is coated with a 
layer of gold and dipped with either an 
N or P type material. This bond is 
controlled to a maximum thickness of 
0.0005". 
Molybdenum material. Dimensions are 
.125"L X .125"W X .005 11 T. 
d) Molytab bond - The rnolytab is solder bonded to the 
substrate using a solder paste. The 
material thickness is less than .004 ... 
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e) Substrate 
i) Alumina - A 96% pure ceramic substrate is used 
whose thickness is 0.016" maximunt. 
ii) Beryllia- A 99.5% pure beryllia substrate can be 
used whose thickness is 0.025" maximum. 
f) Substrate bond 
i) Solder paste - (Sn 62 alloy) maximum thickness .004". 
ii) Non-conductive Maximum thickness .004u. 
epoxy 
g) Case 
i) Kovar Maximum case thickness is .04". 
ii) Steel -Maximum case thickness is .04 11 • 
The technique that was used by this manufacturer was 
to eutectically bond the transistor die to the molytab 
and solder it to the substrate. The substrate was then 
soldered to the Kovar case. It should be noted that the 
case material was not left as an option on his part. 
The resulting thermal impedance, eJA = 5.04°C/Watt. The 
mathematical calculations can be found in Appendix 5. 
If the substrate had been epoxied to the case then the 
thermal impedance would have been more than double. 
The maximum transistor junction temperature at an 
ambient temperature of 85°C will be: 
TJ (°C) -TAME (°C) + eJA (°C/W}PA (W} (86) 
TJ (°C) - 85°C + (5.04°C/W)(l.l8W/2) = 87.97 °C 
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Thermal Calculations - Manufacturer 2 
The manufacturing techniques available by this 
Inanufacturer are sintilar to the other manufacturer and 
are discussed below. Dimensions for the material thick-
ness were supplied by tl1e manufacturer. The flow chart 
showing all the different material and bonding techniques 
is shown in figure 21. The thermal conduction model 
shown in figure 22 was developed as an aid in the calcu-
lation of the thermal resistance with the same assumption 
as before that the heat flow diverges to approximately 
45 degrees. 
a} Die 
b) Die bond 
i) Epoxy 
ii) Eutectic -
c) Substrate 
i) Alwn.ina -
The pcwer darlington die are 2N6301 
and 2N6299. Both are a square die 
whose dimensions are: 
.ll5"L X .ll5 11 W X .Ol2"T. 
The die is bonded to the substrate 
using a conductive epoxy. The thick-
ness of the bond is controlled to a 
maximum of .004". 
Later development lead to eutectic 
bonding with a maximum thickness of 
.002 11 • 
A 96% pure ceramic substrate is used 
r 
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Die bond 1 
Epoxy 
8 EAi 
Substrate 
Alumina 
9AEi 
Eutectic 
8 EAii 
l 
l 
Beryllia 
eAE .. l.l. 
1 
Substrate bond 
Non-cond E. 
9 ECi 
Cond. Epoxy 
9ECii 
I 
Kovar 
9
cAi 
Case I 
Steel 
9CAii 
I 
Eutectic 
9 EC' .. l.~l. 
I 
Fig. 21. Flow chart showing the different methods for 
the fabrication of tl1e l1ybrid by Manufacturer 2 
(Heat source) 
Junction 
65 
' 
' [Substrate bond 
~~~------------------~~~ rCase 
9JE - Junction to Eutectic 
SEA - Eutectic to Alumina 
9AE - Alumina to Eutectic 
9EC - Eutectic to Case 
9CA - Case to Ambient 
' 
' 
' 
' 
' 
Ambient 
Fig. 22. Tl1ermal conduction model Manufacturer 2 
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whose maximum thickness is .025". 
ii) Beryllia - A 99.5% pure beryllia substrate is 
used whose maximum thickness is .025 11 • 
d) Substrate bond 
i) Non-conductive Maximum thickness is .004 ... 
epoxy -
ii) Conductive 
epoxy -
iii) Eutectic 
e) Case 
i) Kovar -
ii) Steel 
Maximum thickness is .004". 
Maximum thickness is .002 11 • 
Maximl.lll1 case thickness is .04". 
Maximum case thickness is .04". 
The technique that was used by this manufacturer was 
to eutectically bond the transistor die to the substrate. 
The substrate was then eutectically bonded to the Kovar 
case. Similar to the other manufacturer, a Kovar case was 
specified. The resulting thermal impedance, 
eJA = 5.l2°C/Watt. The mathematical calculations can be 
found in Appendix 6. 
The maximum transistor junction temperature at an 
ambient temperature of 85°C will be: 
TJ (°C) - TAMB (°C) + 9JA (°C/W) PA (W} (87) 
TJ (°C) - 85°C + (5.12°C/W)(l.l8W/2) = 88 °C 
V. RESULTS AND EVALUATION 
Thermal Resistance Measurement 
Tests were performed on the hybrid to verify the 
th8rmal impedance calculations. Hybrids from each manu-
facturer were used in the measurements. 
Wire bonds added to the hybrid for the tests were 
necessary because the case had no spare pins. The test 
set-ups are shown in figures 23 and 24. Measurement of 
the base-emitter voltage (VBE) for a known power condition 
established the quiescent condition used as the reference. 
The power dissipation in the transistor was increased 
ten-fold and the change in the base-emitter voltage was 
noted. Based upon the change in VBE and the temperature 
coefficient (9 , mV/°C), 9 the junction temperature was 
v 
calculated. 
Verification of the test procedure was accomplished 
by noting the change in VBE as a function of temperature 
and comparing the results to the calculated rise in june-
tion temperatuie. Secondly, discrete transistors sub-
jected to the same test procedure were compared to the 
transistor manufacturer's predicted thern1al resistance. 
Data was taken on four different hybrids (see Tables 5 and 
6) and the thermal impedances were calculated as follows: 
67 
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( Pos • 2 ) ( V cc) 
Pin 7 
SWl 0 0 +10.000±0.001 Vdc 
~ y (Poe. 1) 
'\7 0 Vdc 
Fig. 23. Te~t set-up for n1easuring ~JA (NPN} 
RL=619Q±1% (VEE) 
· ·+20.000±0.001 Vdc 
/' 
Wires were 
added for 
test only 
(PosQ 2) 
Pin 11 O 0 -lO.OOO±OaOOl Vdc 
SW2 
(Pas. 1) Pin 7 ~ 
Fig. 24. Test set-up for measuring eJA (PNP) 
69 
Sample Calculation 
With the collector at ground potential 
IL -VEE - VBE - 20.040-1.3617 = 0.298 Adc (88) 
RL 62.579 
The transistor power dissipation is calculated as follows: 
PQl = ILVBE = (0.298Adc)(l.3617Vdc) = 0.406 Watts (89) 
With the collector at +10 Vdc 
VBE = -1.18 Vdc 
~VBE = (1.368-1.18) Vdc = 0.1817 Vdc 
The transistor manufacturer specifies the temperature 
coefficient ev = 3.8 mV/°C: therefore, 
~TJ = ~VBE = 0.1817 Vdc = 47.82°C 
9 3.8 mv/oc v 
The transistor power dissipation is now 
(90) 
- (0.2~8Adc)(l0-(-1.18)) = 3.33 Watts 
(91) 
The thermal resistance for the hybrid is determined using 
the following equation: 
TJ = 9JA(°C/W) PQ(W) 
9 (°C/W) = ~TJ(°C) -JA 
~PQ(W) 
(92) 
47.82°C - 16.31 (°C/W) (93) 
(3.33-0.406}W 
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TABLE 6 
CHANGE IN BASE-EMIT'rER VOLTAGE 
Temperature Duration VBE 
(oc) (Minutes) (Volts) 
80 0 -1.2464 
80 2 -1.1800 
80 5 -1.1708· 
80 20 -1.1590 
Load 
62.579 
62.579 
62.579 
62.579 
Test performed with the collector at ground poten-
tial. Temperature was allowed to settle for 15 minutes 
before the measurements were taken. 
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The transistor was then subjected to temperature 
testing (see Table 6 for data) • As the sa1nple calculation 
shows the NPN transistor when the power dissipation was 
increased, the change in VBE reflects 48°C junction tem-
perature rise. Therefore, if the ambient temperature were 
raised by 48°C, the expected VBE should be the same as 
when the power was increased. At 80°C, the measured volt-
age VBE was 1.18 VDC which verifies the technique. 
Secondly, using the asswnption that the base-emitter 
voltage changes with temperature by 3.8mV/°C will show a 
change in VBE for the 55°C rise equal to 0.209 volts. 
Therefore, the predicted voltage for the base-emitter is 
1.153 volts. 
It was found that after twenty minutes the voltage 
measured was 1.159 volts. This again verified the 
technique. 
Tl1e differences in the predicted thermal impedance 
to that measured can be easily explained. 
For Manufacturer 1, the substrate was epoxied to the 
case causing higl1 therznal impedances. A 0. 001 inch varia-
tion in thickness increases the thermal impedance by 
2°C/watt. Typical material thickness is 0.004 inches. In 
the production ·hybrid, tl1e substrate is soldered to the 
case lowering the thermal impedance. Due to the variation 
in this junction, slight differences in the thermal 
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impedances are expected. 
The prototype supplied by Manufacturer 2 was nnt too 
different from the production hybrid. The transistor die 
was bonded to the substrate with conductive epoxy. The 
final version was eutectically bonded to the substrate, 
yiel1ing a lower thermal impedance. 
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Gain Accuracy 
Gain tests were performed on the hybrid at different 
temperatures to verify compliance with the specification. 
The temperature range.was from -55° to +l25°C. The hybrids 
not only met tl1e requirements, but in most cases they ex-
cerr.l ed them. 
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Closed Loop Frequency Response 
The closed loop frequency response was performed on 
the pxototype hybrid. Figure 25 is a plot of the frequency 
response. A simulated load was used in place of the syn-
chro load. There was excellent correlation between the 
measured and calculated frequency responses. 
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VI. CONCLUSIONS AND RECOMMENDATIONS 
The hybrid microcircuits reduced the total weight of 
the card assembly more than ten-fold and also provided 
space for an additional card assembly. Precautions were 
necessary in the system to ensure that adequate heat 
transfer was provided. 
The hybrid case that was chosen (standard product) 
created several problems because of the different size pins 
and lead spacing. A special connector had to be con-
structed for testing and care l1ad to be exercised in the 
system wiring of the smaller case pins. 
Minimization of the thermal impedance was not 
obtained in this design due to the restrictions imposed on 
both manufacturers (e.g., the case material). This was 
proven in both the calculations and measurements of the 
thermal impedance. 
Discrepencies in the calculated and measured 
impedances can be contributed to variations in the thick-
ness of the bonding materials, substrate and the case 
bottom. 
Tl1ermal impedances with less than 2 °C/Watt can be 
obtained with the use of a beryllia substrate and a steel 
case. If the steel case is eliminated and the beryllia 
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substrate is used for the case as well as the substrate, 
then the ~hermal impedance will be further reduced to 
approximately l°C/Watt. This technique will be used in 
future orders. Also, the case pin configuration will be 
changed to that of uniform spacing-and the same size pins. 
The power amplifiers exceeded all the system 
requirements and the accuracies that were obtained will 
allow more uses of the hybrid in future applications. 
APPENDIX 1 
Calculation for the Minimum Beta 
To compute the minimum beta at -65°C using the 
transistor specifications: 
Ql: {3G > 750 at 4A, 25°C Guaranteed minimum 
{3Tl 
T 3200 at 4A, 25°C Typical 
(3T2 
T 3200 at lA, 25°C Typical 
{3T3 ~ 1600 at lA, -ssoc Typical -r 
(31 > (3G({3T2//3Tl) - 750(3200/3200) - 750 at lA, 25°C (94) 
375 at lA, -ssoc 
(95) 
f3 > f31 - (~1-~2 )(25°C-(-65°C))/(25°C-(-55°C)) (96) 
f: 750 - (750-375)(9o~c;sooc) (97) 
~ = 328 at lA, -65°C (2N6301) 
Q2: fiG > 750 at 4A, 25°C 
~Tl T 2500 at 4A, 25°C 
T 3500 at lA, 25°C {3T2 
Guaranteed minimum 
Typical 
Typical 
~T3 T 1500 at lA, -55°C Typical 
(98) 
~l > (3G(f3T2/{3Tl) - 750(3500/2500) = 1050 at lA, 25°C (99) 
P2 > f3 1 (f3T 3/~T2 ) = 1050(1500/3500) = 450 at lA, -ssoc (100) 
{3 > P1 - {~1-f32 )(25°C-(-65°C))/(25°C-(-55°C)) (101) 
~ = 1050 - (1050-450)(90°C/80°C) (102) 
{3 = 375 at lA, -65°C (2N6299) 
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APPENDIX 2 
Average Voltage of 3 Phase 
Unfiltered Power Supply 
(103) 
The above integral can be broken into parts. See 
figure 10 for the voltage waveform. 
- -1 ~ 
1r ~ 
a + 11' 
+ E92 [cos(wt-2~)] l 3 1F' 
EAV - -; ~ E91 [cos( 'II'- a) - cosa] 
+ Es2 [cos('11'-~) - cos('ll'-a-'11') J 3 3 
+ E82 [ cos(aH-;) - cos('ll'-2;) J l 
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(104) 
(105) 
(106.) 
81 
Inserting typical values into equation 106 
wr1ere, E81 = 23V~ E82 = 12.5V and a= 32.9°. 
Then, EAV = 16.67V. 
APPENDIX 3 
Derivation of the Integral Equation 
I - ~sin(A-B)sin(A-C) 
Applying the angle-difference relationships, 
sin(A-B) - -cosAsinB + sinAcosB 
sin(A-C) - -cosAsinC + sinAcosC 
multiplying equations and 
(107) 
(108) 
(109) 
sin(A-B)sin(A-C} - cos2AsinBsinC - sinAcosAsinBcosC 
- sinAsinCcosAcosB + sin2AcosBcosC 
(110} 
. . 2 B C . 2 
- s1nBs1nCcos A + cos cos s~n A 
- (sinBcosC + cosBsinC)sinAcosA (111) 
Note that: sinBcosC + cosBsinC = sin(B+C) 
and sinAcosA - 1 sin2A 
(112) 
(113) 
2 
I - sinBsinC ~cos2A dA - ; sin(B+C) ~sin2A dA 
{114) 
Let 
A + 1 sin2A (115) 
-2 4 
82 
83 
I2 = Jsin2A dA - -1 cos2A 
2 
(116) 
and 
I3 = Jsin
2
A dA - A - 1 sin2A 
2 4 
(117) 
then, 
I = sinBsinC (I1 ) + 1 sin(B+C) (-I2 } + cosBcosC (I3 ) 2 (118) 
- 1 sin2A(sinBsinC - cosBcosC) + 1 sin(B+C)c0s2A 
4 4 
+ ~ (sinBsinC + cosBcosC) 
2 
(119) 
- 1 sin(B+C)cos2A- 1 cos(B+C)sin2A +A cos(B-C)(l20) 
4 4 2 
I = ! sin(B+C-2A) + ~ cos{B-C) (121) 
4 2 
Therefore, 
/
sin(A-B)sin(A-C) = 1 sin(B+C-2A) + ~ cos{B-C) (122) 
4 2 
APPENDIX 4 
Amplifier Power Dissipation for 
Conventional Current Limiting 
3 Phase Supply 
The current waveform shown in figure 26 is assumed 
to be a rectangular pulse. The power dissipation in the 
amplifier output stage, PACL' is defined as: 
(123) 
The integral can be broken into parts before 
integrating equation 123 
(124) 
7T+~~ 
E0 coswt J 
( 125) ¢ 
Volts 
23 
0 
a 7r 
2 
85 
{ 7r+O!) 31f 
2 
Fig. 26. Current limit waveform 
Amps 
2.6 
21fft 
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Inserting typical values into equation 125 
where, E81 = 23V; E82 = 12.5V; a= 32.9°~ ¢ = 79°~ 
and ICL = 2.6A, the power dissipation in the amplifier 
is 43.36 Watts. 
APPENDIX 5 
Thermal Calculations for Manufacturer 1 
a) Die 
JE - X Ka(a+2x) 
- .012" 
(2.4Wf°C-IN)(.091")((.091 11 +2(.012 11 )) 
JE = 0.4778 °C/W 
b) Die bond 
.005" 
= X - ----~;;;....;;...----
EM KA (5.76W/°C-IN)(.115") 2 - 0.0066 °C/W 
c) Molytab 
ME - X Ka(a+2x) 
- 0.0118 °C/W ME 
d) Molytab bond 
.oosn 
(3.4W/°C-IN)(.ll5 11 )((.115"+2(.005")) 
- X - ____ ._.;;...• 0._0.;....4.-.'_' ---- - 0. 20 5 ° C/W EA--
KA ( 1. isw/oc·-·rn) ( .125 . .,).2 
e) Substrate 
i) Alumina 
AEi - X -Ka(a+2x) (.78W/°C-IN)(.l25")((.125 11 +2(.0l6 11 )) 
AEi - 1.045 °C/W 
ii) Beryllia 
AEii - X -Ka(a+2x) 
.025" (6.owjoc..,.rN)(.l25 11 )((.125"+2(.025 11 )) 
AEii - .1905 °C/W 
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f) Substrate bond 
i) Solder - Alumina substrate 
e 
ECiA - X - .004n 
-- ------~--~---------
KA ( 1. 25W/°C-IN) ( .15 7 rr) 2 
Solder - Beryllia substrate 
- 0.1298 °CIW 
e . = x -EC~B -KA 
.004" - 0.1045 °CIW 
( 1 • 2 s w 1 o c-IN ) ( • 1 7 s II ) 2 
ii) Epoxy - Alumina substrate 
e X .004 11 ECiiA = -- = ------~~~---------
KA ( • 0 2 7 6W I 0 c-IN ) ( • 15 7 II ) 2 
Epoxy - Beryllia substrate 
g) Case 
=~= 
KA 
.004" 
(.02'Z6W/°C-IN){.~57 11 ) 2 
. - . 
i) Kovar - Alumina substrate 
= .04" 
- 5.98 °CIW 
- 4.732 °CIW 
9cAiA - --~x __ __ 
Ka(a+2x) (.34W/°C-IN)(.l57 11 )((.157"+2{.04 11 )) 
9CAiA = 3.162 °CIW 
Kovar - Beryllia substrate 
9cAiB - ____ x __ __ 
Ka(a+2x) 
= 
9CAiB = 2.636 °CIW 
.04" 
( • 34W/°C-IN) ( .1 75 11 ) ( ( .1 75 "+2 ( • 04 '' ) ) 
ii) Steel - Alumina substrate 
9cAiiA - ___ x _____ -
Ka(a+2x) 
9CAiiA - .8958 oc/W 
.04 11 
(1.2W/°C-1N){.l57 11 )((.157"+2(.04")) 
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Steel - Beryllia substrate 
9 cAiiB - --~X--~ Ka(a+2x) 
eCAiiB = .747 oc/W 
.04" 
{1.2W/°C-IN)(.l75 11 )(( .. 175"+2(.o4")) 
The thermal impedance is therefore, 
e JA 
eJA ~ .4778 + .0066 + .0118 + .205 + 1.045 +.1298 
+ 3.163 
9JA - 5.04 °C/W 
APPENDIX 6 
Thermal Calculations for Manufacturer 2 
a) Die 
eJE - X -
Ka(a+2x) 
eJE - 0.4778 °C/W 
b) Die bond 
i) Epoxy 
.004" - 0.63 °C/W 
(. 48W/°C-IN) ( .115 11 ) 2 
ii) Eutectic 
e .002 11 EAii = 2L = ------~-----------­
KA ( 5. 76W/°C-IN) ( .115 11 ) 2 
c) Substrate 
i) Alumina 
- 0.0263 °C/W 
9AEi - X .025" Ka(a+2x) 
6AEi = 1.689 °C/W 
ii) Beryllia 
9AEii - --~X--~ Ka(a+2x) 
9AE". = 0.2196 °C/W ~~~ 
d) Substrate bond 
(.78W/°C-IN)(.ll5"}((.115 11 +2(.025")) 
.025 11 
i) Non-conductive epoxy 
eECi = .lf_ - .004" - 5.323 °C/W 
KA (.0276W/°C-IN)(.l65") 2 
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ii) Conductive epoxy 
X - .004 11 
------~------------ - 0.3061 °C/W 
KA (.48W/°C-IN)(.l65") 2 
iii) Eutectic 
9 ECiii - X - .004" 
-- ---------------------
KA (5.76W/°C-IN)(.l65") 2 
- 0.0128 °C/W 
e) Case 
i) Kovar 
.04" e CAi - _...,_..x_--ro 
Ka(a+2x) (. 34W/°C-IN) ( .165") ( ( .165"+2( .04")) 
9CAi = 2.91 °C/W 
ii) Steel 
9cAii - --~x~-­Ka(a+2x) 
9CAii = 0.825 °C/W 
.04" 
~1.2W/°C-IN)(.l65")((.165 11 +2(.04")) 
The thermal impedance is therefore, 
9 JA - .4778 + .0263 + 1.689 + .012a + 2.91 
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